MIPS: A VLSI Processor Architecture
نویسندگان
چکیده
MIPS is a new single chip VLSI processor architecture. it attempts to achieve high performance with the use of a simplified instruction set, similar to those found in microengines. The processor is a fast pipelined engine without pipeline interlocks. Software solutions to several traditional hardware problems, such as providing pipeline interlocks, are used. .
منابع مشابه
Design of a High Performance VLSI Processor
Current VLSI fabrication technology makes it possible to design a 32-bit CPU on a single chip. However, to achieve high performance from that processor, the architecture and implementation must be carefully designed and tuned. The MIPS processor incorporates some new architectural ideas into a single-chip, nMOS implementation. Processor performance is obtained by the careful integration of the ...
متن کاملAn Overview of the MIPS-X-MP Project
MIPS-X-MP is a research project whose end goal is to build a sma.lI (workstation-sized) multiprocessor with a total throughput of 100-200 mips. The architectural approach uses a small number (tens) of high performance RISCbased microprocessors (lo-20 mips each). The multipmsor architecture uses software-controlled cache coherency to a.Ilow cooperation among processors without sacrificing perfor...
متن کاملOrganization and Vlsi Implementation of Mips
MlPS is an 32-bit, high pcrformancc processor architecture implcmcntcd as an nMOS VLSI Gp. I'hc processor uses a low 1~~1, strcamlincd instruction set coupled \vit!l a fast pipeline to achicvc an instruction rate of two million instructions per second. Close interaction bctwccn the processor dcsigll and car-npilzrs for the machine yields cfficicnt execution of programs on the chip. Simplifyin g...
متن کاملHew .ett-packard Hew -ett-packard Articles 4 a Vlsi Darrell for Hp Precision Architecture, 10 Pin-grid Array Vlsi Packaging 13 Execution Unit 17 a Precision Clocking System
The processor uses a set of ten custom VLSI chips fabricated in HP's high-performance NMOS-III technology. The chip implements all 140 of containing architecture's instructions on an 8.4-mm-square die containing 115,000 transistors. ing ten complex chips concurrently takes more than a casual approach to organization and planning. It's capable of supporting multiple users CAD technical HP-UX app...
متن کاملA Large Scale Image Processing System TIP-4 Prototype
data flow VLSI processor ImPPs( Image Pipelined Processor :pPD7281). lmPP capable of performing 5 million instructions per second(5 MIPS), so TIP-4 has maximum processing speed of 2560 million instructions per second(2. 5GIPS) The prototype system TIP-4P that has actually been developed has 64 ImPPs, thus the peak computation rate for TIP-4P is 320 MIPS. To use 512 ImPPs efficiently. TIP-4 has ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998